Model-based Engineering for Massively Parallel System Design



<u>Jean-Luc Dekeyser</u>

Revisited by Abdoulaye Gamatié

Other participants: Sébastien Le Beux, Eric Piel, Rabie Ben Atitallah, Anne Etien, Philippe Marquet





INRIA

DaRT project



Software and hardware co-design for data-intensive embedded systems






Challenges




Dealing with parallelism and regularity in data-intensive applications



Challenges (2)



Finding best implementations for data-intensive applications



Mono-processor architecture

FG HF VF FC Sensor A to 16 MIPS processors Crossbar Memory

Multi-processor architecture






Proposition Gaspard2 framework

Graphical Array specification for PARallel distributed computing



Design reuse: boosting developer's productivity...










- MPSoC co-modeling with Marte profile
- Model refinements
- Analysis, simulation and synthesis





MPSoC co-modeling






Marte/UML standard profile




OMG Marte standard profile



Modeling and Analysis of Real-Time Embedded systems (www.omgmarte.org)










Downscaler: main application



Modeling with GCM (General Component Modeling) concepts










Downscaler: HF task




Data-parallel task modeling with RSM concepts



Hardware architecture model



Shared memory multiprocessor architecture









Hw/Sw mapping






IP instanciation






Instanciating HF component in C

Instanciation




IP definition






DaRT










Model refinements






Model transformations for multi-target compilation



Generating static schedulings






Implementation w.r.t. MDE




Implementation of transformations with QVTO in Eclipse





fr.lifl.west.gaspard2.examples.correlation

Analysis, simulation and synthesis




Analysis, simulation and synthesis



Experiments with SystemC






Time and energy according to number of processors and cache sizes



Experiments with VHDL





Example of hardware accelerators generated automatically in Gaspard2





Typical case studies



Module of an Anti-collision radar detection system


- Collab with IEMN (a French nanotechnology lab)
- Modeling and VHDL code generation with Gaspard2
- Synthesis via Xilinx tools
- Implemented on Xilinx Virtex II-Pro XC2VP30 FPGA

H.263 video codec

- Intra part of the codec (regular computation part)
- Modeling and SystemC/VHL code generation
- Exploration from 4 to 16 processors in SystemC

Simulation of electromagnetical phenomena

- Collab with L2EP (a French physics lab)
- Modeling of matrix-based algorithms and OpenMP Fortran code generation
- Exploration of execution efficiency w.r.t. Different algorithms





Conclusion



- A model-driven engineering framework
 - High-level modeling with the OMG Marte profile
 - Fast compilation towards different target technologies
 - DSE of data-intensive embedded systems on MPSoCs
 - Increase of designer's productivity

On-going development...

- Usability and comfort: extension of GaspardLib and GUI
- Traceability in model transformations for debug and DSE
- State machines for reconfigurable system design





Gaspard2 framework http://www.gaspard2.org



